Difference: CertTestBed (20 vs. 21)

Revision 212009-05-12 - AlessioGianelle

Line: 1 to 1
 
META TOPICPARENT name="WebHome"

Pre Certification Testbed

Line: 12 to 12
 
wms008.cnaf.infn.it Intel(R) Xeon(R) CPU 2.66GHz, dual core. Ram: 6Gb SL 4.6 WMS Yes / Done PPS version (Patch 2562 + 2459)
devel17.cnaf.infn.it XEON 5110, 1.6 GHZ, dual core. Ram: 8Gb SLC 4.6 LB Yes / Done patch 1803
cert-bdii-01.cnaf.infn.it Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 512Mb SLC 4.5 BDII Yes / Done Top BDII
Changed:
<
<
devel03.cnaf.infn.it AMD Opteron(tm) Processor 250. Ram: 4Gb SLC 4.6 Cream-CE Yes / Done LSF - 2 WNs - 3 Queues - patch 2001
devel05.cnaf.infn.it AMD Opteron(tm) Processor 250. Ram: 4Gb SL 4.6 Cream-CE Yes / Done TORQUE - 6 WNs - 2 Queues - patch 2001
>
>
devel03.cnaf.infn.it AMD Opteron(tm) Processor 250. Ram: 4Gb SLC 4.6 Cream-CE No LSF - 2 WNs - 3 Queues - patch 2001
devel05.cnaf.infn.it AMD Opteron(tm) Processor 250. Ram: 4Gb SL 4.6 Cream-CE Yes / Done TORQUE - 3 WNs - 2 Queues - patch 2001
 
cream-04.pd.infn.it Intel(R) Xeon(TM) CPU 3.00GHz. Ram: 2Gb SLC 4.6 Cream-CE Yes / Done LSF - 16 WNs - 2 Queues - patch 2001
cream-12.pd.infn.it Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb SL 4.6 Cream-CE Yes / Done TORQUE - 15 WNs - 2 Queues - patch 2001
View topic | History: r53 < r52 < r51 < r50 | More topic actions...
 
This site is powered by the TWiki collaboration platformCopyright © 2008-2023 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback