Difference:
CertTestBed
(29 vs. 30)
Revision 30
2010-12-22 -
AlessioGianelle
Line: 1 to 1
META TOPICPARENT
name="WebHome"
Pre Certification Testbed
Line: 11 to 11
cert-bdii-01.cnaf.infn.it
Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 512Mb
SLC 4.5
BDII
Top BDII
devel03.cnaf.infn.it
AMD Opteron(tm) Processor 250. Ram: 4Gb
SLC 4.6
Cream-CE
TORQUE - 3 WNs - 2 Queues - Cream 1.12
devel05.cnaf.infn.it
AMD Opteron(tm) Processor 250. Ram: 4Gb
SL 5.4
Cream-CE
TORQUE - 3 WNs - 2 Queues - Cream 1.12
Changed:
<
<
cream-02.pd.infn.it
2 * Intel(R) Xeon(TM) CPU 3.00GHz. Ram: 2Gb
2.6.9-89.33.1
SL 4.8
lcg-CE 3.1.40
LSF
cream-09.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 3.06GHz Ram: 4Gb
2.6.9-89.33.1
SL 4.8
lcg-CE 3.1.40
TORQUE - 2 WNs - 2 Queues
cream-04.pd.infn.it
2 * Intel(R) Xeon(TM) CPU 3.00GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.26
LSF - Cream 1.12.2
cream-19.pd.infn.it
2 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-164.10.1 xen x86_64
SLC 5.4
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-21.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.7
Cream-CE 3.1.26
LSF - Cream 1.12.2
cream-22.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-23.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-24.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-26.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.27
LSF - Cream 1.12.4
cream-27.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.27
LSF - Cream 1.12.4
>
>
cream-02.pd.infn.it
2 * Intel(R) Xeon(TM) CPU 3.00GHz. Ram: 2Gb
2.6.9-89.33.1
SL 4.8
lcg-CE 3.1.40
LSF
cream-09.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 3.06GHz Ram: 4Gb
2.6.9-89.33.1
SL 4.8
lcg-CE 3.1.40
TORQUE - 2 WNs - 2 Queues
cream-04.pd.infn.it
2 * Intel(R) Xeon(TM) CPU 3.00GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.26
LSF - Cream 1.12.2
cream-19.pd.infn.it
2 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-164.10.1 xen x86_64
SLC 5.4
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-21.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.7
Cream-CE 3.1.26
LSF - Cream 1.12.2
cream-22.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-23.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-24.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-26.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.27
LSF - Cream 1.12.4
cream-27.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.27
LSF - Cream 1.12.4
cream-12.pd.infn.it
Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
SL 4.6
Cream-CE
TORQUE - 15 WNs - 2 Queues - Cream 1.12
cream-28.pd.infn.it
VM
SL 5 x86_64
cream-CE
PBS - 2 WNs - 2 Queues - cream-CE
cream-29.pd.infn.it
VM
SL 5 x86_64
cream-CE
PBS - 2 WNs - 2 Queues - cream-CE
cream-30.pd.infn.it
VM
SL 5 x86_64
cream-CE
PBS - 2 WNs - 2 Queues - cream-CE
Changed:
<
<
cream-22.pd.infn.it
VM
SL 5 x86_64
cream-CE
LSF - 5 WNs - 2 Queues - cream-CE
>
>
cream-22.pd.infn.it
VM
SL 5 x86_64
cream-CE
LSF - 5 WNs - 2 Queues - cream-CE
--
AlessioGianelle
- 23 May 2008 \ No newline at end of file
View topic
|
H
istory
:
r53
<
r52
<
r51
<
r50
|
More topic actions...
Copyright © 2008-2021 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback