Difference:
CertTestBed
(30 vs. 31)
Revision 31
2010-12-27 -
AlessioGianelle
Line: 1 to 1
META TOPICPARENT
name="WebHome"
Pre Certification Testbed
Line: 21 to 21
cream-24.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.50GHz. Ram: 3Gb
2.6.18-128.7.1 xen x86_64
SLC 5.5
Cream-CE 3.2.8
LSF - Cream 1.12.4
cream-26.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.27
LSF - Cream 1.12.4
cream-27.pd.infn.it
4 * Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
2.6.9-89.33.1
SLC 4.8
Cream-CE 3.1.27
LSF - Cream 1.12.4
Added:
>
>
cream-28.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5520 @ 2.27GHz. Ram: 2Gb
2.6.18-128.7.1.el5xen x86_64
SL 5.5
cream-CE 3.2.8
PBS - Cream 1.12.4
cream-29.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5520 @ 2.27GHz. Ram: 2Gb
2.6.18-128.7.1.el5xen x86_64
SL 5.5
cream-CE 3.2.8
PBS - Cream 1.12.4
cream-30.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.27GHz. Ram: 3Gb
2.6.18-128.7.1.el5xen x86_64
SL 5.5
cream-CE 3.2.8
PBS - Cream 1.12.4
cream-31.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.27GHz. Ram: 3Gb
2.6.18-128.7.1.el5xen x86_64
SL 5.5
cream-CE 3.2.8
PBS - Cream 1.12.4
cream-32.pd.infn.it
3 * Intel(R) Xeon(R) CPU E5420 @ 2.27GHz. Ram: 3Gb
2.6.18-128.7.1.el5xen x86_64
SL 5.5
cream-CE 3.2.8
PBS - Cream 1.12.4
cream-12.pd.infn.it
Intel(R) Xeon(TM) CPU 2.40GHz. Ram: 2Gb
SL 4.6
Cream-CE
TORQUE - 15 WNs - 2 Queues - Cream 1.12
Changed:
<
<
cream-28.pd.infn.it
VM
SL 5 x86_64
cream-CE
PBS - 2 WNs - 2 Queues - cream-CE
cream-29.pd.infn.it
VM
SL 5 x86_64
cream-CE
PBS - 2 WNs - 2 Queues - cream-CE
cream-30.pd.infn.it
VM
SL 5 x86_64
cream-CE
PBS - 2 WNs - 2 Queues - cream-CE
cream-22.pd.infn.it
VM
SL 5 x86_64
cream-CE
LSF - 5 WNs - 2 Queues - cream-CE
>
>
--
AlessioGianelle
- 23 May 2008
View topic
|
H
istory
:
r53
<
r52
<
r51
<
r50
|
More topic actions...
Copyright © 2008-2024 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback